

A decorative header with a colorful geometric pattern of overlapping triangles in shades of red, purple, blue, cyan, and green.

Coside Testcase: ATOM SOMP

AE/PAI-IP | 2023-11-10

Coside Testcase: ATOM SOMP

General Information about this document



– LEGAL NOTICE

© Copyright 2008-2023 by Robert Bosch GmbH and its licensors. All rights reserved.

"Bosch" is a registered trademark of Robert Bosch GmbH.

The content of this document is subject to continuous developments and improvements. All particulars and its use contained in this document are given by BOSCH in good faith.

NO WARRANTIES: TO THE MAXIMUM EXTENT PERMITTED BY LAW, NEITHER THE INTELLECTUAL PROPERTY OWNERS, COPYRIGHT HOLDERS AND CONTRIBUTORS, NOR ANY PERSON, EITHER EXPRESSLY OR IMPLICITLY, WARRANTS ANY ASPECT OF THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, INCLUDING ANY OUTPUT OR RESULTS OF THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO UNLESS AGREED TO IN WRITING. THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO IS BEING PROVIDED "AS IS", WITHOUT ANY WARRANTY OF ANY TYPE OR NATURE, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AND ANY WARRANTY THAT THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO IS FREE FROM DEFECTS.

ASSUMPTION OF RISK: THE RISK OF ANY AND ALL LOSS, DAMAGE, OR UNSATISFACTORY PERFORMANCE OF THIS SPECIFICATION (RESPECTIVELY THE PRODUCTS MAKING USE OF IT IN PART OR AS A WHOLE), SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO RESTS WITH YOU AS THE USER. TO THE MAXIMUM EXTENT PERMITTED BY LAW, NEITHER THE INTELLECTUAL PROPERTY OWNERS, COPYRIGHT HOLDERS AND CONTRIBUTORS, NOR ANY PERSON EITHER EXPRESSLY OR IMPLICITLY, MAKES ANY REPRESENTATION OR WARRANTY REGARDING THE APPROPRIATENESS OF THE USE, OUTPUT, OR RESULTS OF THE USE OF THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO IN TERMS OF ITS CORRECTNESS, ACCURACY, RELIABILITY, BEING CURRENT OR OTHERWISE. NOR DO THEY HAVE ANY OBLIGATION TO CORRECT ERRORS, MAKE CHANGES, SUPPORT THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, DISTRIBUTE UPDATES, OR PROVIDE NOTIFICATION OF ANY ERROR OR DEFECT, KNOWN OR UNKNOWN. IF YOU RELY UPON THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, YOU DO SO AT YOUR OWN RISK, AND YOU ASSUME THE RESPONSIBILITY FOR THE RESULTS. SHOULD THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL LOSSES, INCLUDING, BUT NOT LIMITED TO, ANY NECESSARY SERVICING, REPAIR OR CORRECTION OF ANY PROPERTY INVOLVED TO THE MAXIMUM EXTEND PERMITTED BY LAW.

DISCLAIMER: IN NO EVENT, UNLESS REQUIRED BY LAW OR AGREED TO IN WRITING, SHALL THE INTELLECTUAL PROPERTY OWNERS, COPYRIGHT HOLDERS OR ANY PERSON BE LIABLE FOR ANY LOSS, EXPENSE OR DAMAGE, OF ANY TYPE OR NATURE ARISING OUT OF THE USE OF, OR INABILITY TO USE THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, INCLUDING, BUT NOT LIMITED TO, CLAIMS, SUITS OR CAUSES OF ACTION INVOLVING ALLEGED INFRINGEMENT OF COPYRIGHTS, PATENTS, TRADEMARKS, TRADE SECRETS, OR UNFAIR COMPETITION.

INDEMNIFICATION: TO THE MAXIMUM EXTEND PERMITTED BY LAW YOU AGREE TO INDEMNIFY AND HOLD HARMLESS THE INTELLECTUAL PROPERTY OWNERS, COPYRIGHT HOLDERS AND CONTRIBUTORS, AND EMPLOYEES, AND ANY PERSON FROM AND AGAINST ALL CLAIMS, LIABILITIES, LOSSES, CAUSES OF ACTION, DAMAGES, JUDGMENTS, AND EXPENSES, INCLUDING THE REASONABLE COST OF ATTORNEYS' FEES AND COURT COSTS, FOR INJURIES OR DAMAGES TO THE PERSON OR PROPERTY OF THIRD PARTIES, INCLUDING, WITHOUT LIMITATIONS, CONSEQUENTIAL, DIRECT AND INDIRECT DAMAGES AND ANY ECONOMIC LOSSES, THAT ARISE OUT OF OR IN CONNECTION WITH YOUR USE, MODIFICATION, OR DISTRIBUTION OF THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, ITS OUTPUT, OR ANY ACCOMPANYING DOCUMENTATION.

GOVERNING LAW: THE RELATIONSHIP BETWEEN YOU AND ROBERT BOSCH GMBH SHALL BE GOVERNED SOLELY BY THE LAWS OF THE FEDERAL REPUBLIC OF GERMANY. THE STIPULATIONS OF INTERNATIONAL CONVENTIONS REGARDING THE INTERNATIONAL SALE OF GOODS SHALL NOT BE APPLICABLE. THE EXCLUSIVE LEGAL VENUE SHALL BE DUESSELDORF, GERMANY.

MANDATORY LAW SHALL BE UNAFFECTED BY THE FOREGOING PARAGRAPHS.

Coside Testcase: ATOM SOMP

Agenda



- ATOM introduction
 - ATOM Channel Architecture
 - ATOM Channel Configuration
- Coside testcase introduction
 - Installation
 - Structure
 - Execution
- Coside testcases clarification
 - Code
 - Waveforms

** This document is based on the GTM specification and is available on our website: <https://www.bosch-semiconductors.com/ip-modules/gtm-platform/gtm-generic-timer-ip-module/>*

01


ATOM introduction

Coside Testcase: ATOM SOMP

ATOM Channel Architecture



- Counter register
 - CNO
- Operation registers
 - CLK_SRC, CM0, CM1
 - SL
- Shadow registers
 - CLK_SRC_SR, SR0, SR1
 - SL_SR (only available for GTM4)
- Frequency from CCM_CLK_RESx



Coside Testcase: ATOM SOMP

ATOM Channel Configuration – SOMP mode




- In **Signal Output Mode PWM (SOMP)** mode, the ATOM channel can generate complex PWM signals with different pulse widths and periods by configuring different operation registers, and possibly update the parameters synchronously with the shadow registers.
 - CM0
 - Sets the period value of PWM and can be updated with the content of the shadow register SR0
 - CM1
 - Sets the pulse width value of PWM and can be updated with the content of the shadow register SR1
 - CN0
 - Counts until it reaches CM0-1 and it is then reset to 0 in continuous counting up mode
 - CLK_SRC
 - Determines the clock resolution of the counter can be updated with the content of the shadow register CLK_SRC_SR
 - SL
 - Decides ATOM output signal level
 - Can be updated with the content of the shadow register SL_SR (only available for GTM4)

Coside Testcase: ATOM SOMP

ATOM Channel Configuration – Update Mechanisms



- Available options of update mechanisms for pulse width (SR1 → CM1) period (SR0 → CM0) and clock frequency (CLK_SRC_SR → CLK_SRC)
 - UPEN
 - FUPD
 - EXT_TRIGIN
- UPEN signal to update data in the provided testcase
 - UPEN enable signal
 - UPEN trigger signal
 - ATOM_TRIG_CCU0=1 when the compare match



02


Coside testcase introduction

Coside introduction


Installation



- Import the virtualGTM in a new Coside workspace



Select VirtualGTM.zip file in the correct archive



Close the help center page



Coside Testcase: ATOM SOMP Structure



The screenshot displays the COSIDE IDE interface for a project named 'coside_workspace'. The Project Explorer on the left shows the following structure:

- cos_gtm_example
 - atom_somp
 - Trace files
 - atom_somp_cnt_out.wave
 - atom_somp_tb
 - atom_somp_tb_simple_tb.cpp
 - atom_somp_tb.cpp
 - atom_somp_tb.h
 - atom_somp_tb.scaml
 - atom_somp_tb.xml
 - Others
 - atom_somp_program.cpp
 - atom_somp_program.h
 - atom_somp.cpp
 - atom_somp.h
 - axim.mem
 - included.modules
 - library.description
 - cmu_clk
 - configurations
 - Configuration

Annotations on the left side of the image point to specific parts of the Project Explorer:

- Testcases**: Points to the 'atom_somp' folder.
- Simulation waveforms**: Points to the 'atom_somp_cnt_out.wave' file.
- Test Bench Files**: Points to the 'atom_somp_tb' folder and its contents.
- Main Files**: Points to the 'Others' folder and its contents.

Annotations on the right side of the image point to the IDE's toolbars and panels:

- Views for modeling/simulation**: Points to the top toolbar containing icons for simulation and modeling.
- Compile Buttons**: Points to the 'Build Targets' panel, which lists the following targets:
 - all
 - all (singlecore)
 - clean
 - distclean
 - exe <LIB/FILE>
 - libs (singlecore)
 - tb

Coside Testcase: ATOM SOMP Execution



3. Double-click the .exe file to execute the test case

5. Open .wave files to see the simulation waveforms

1. Write and save testcase name in included.libs

(Skip this step if the name already in it)

The screenshot shows the COSIDE IDE interface. The Project Explorer on the left displays the project structure for 'cos_gtm_example', including 'atom_somp' and 'atom_somp_tb'. The 'included.libs' file is open in the main editor, showing configuration for including external projects. The 'Build Targets' window shows the 'all' target selected for 'cos_gtm_example'. The console at the bottom shows the build process for 'atom_somp' and 'cmu_clk' targets, indicating a successful build.

The 'COSIDE(R) Model Launcher' dialog box is shown. It has an 'Arguments' field with the example text 'e.g. --sim_time=1.0e-3 --my_param="my_string"'. There are two checkboxes: 'ask before launch' (checked) and 'launch with SCSimControl' (unchecked). 'OK' and 'Cancel' buttons are at the bottom.

4. Click OK button

2. Double-click all button to build cos_gtm_user

A dialog box with a question mark icon asks: 'Opening a Waveform is configured to open the "Wave" Perspective. Do you want to open the "Wave" Perspective now?'. There is a 'Remember my decision' checkbox and 'Yes' and 'No' buttons at the bottom.

6. Click Yes button

03

Coside testcases clarification

Coside Testcase: ATOM SOMP Code – atom_somp.cpp



LAB definition

To execute LAB1, modify the code to #define LAB 0x1 and then recompile it

Cluster clock configuration

Cls_clk is divided by 1 and works at full (GTM) clk (200 MHz)

Module clock configuration

CMU_CLK_RES[0:0] is divided by 1 and works at 200 MHz

CMU_CLK_RES[1:1] is divided by 5 and works at 40 MHz

Enabling UPEN

Values in shadow registers can be updated in the operation registers

ATOM Channels configuration

CH0 uses the CMU_CLK_RES[0:0], CH1 uses the CMU_CLK_RES[1:1]

Both channels work in the SOMP mode

```
21 #define GAL_COMPATIBILITY_H_
22 #include <gal_app.h>
23
24 #define LAB 0x0
25
26 #ifndef COSIDE
27 namespace atom_somp
28 {
29 #endif
30
31
32 int atom_somp()
33 {
34     GAL_INFO("COS_GTM_USER local definition");
35     GAL_INFO("Configure cluster clocks ... switch off cluster 1..n");
36     int cls_div= 1;
37     GTM.CLS[0].ARCH_CTRL = 0x0;
38     GTM.CLS[0].ARCH_CLK_CFG = cls_div & 0x03 ;
39
40
41     GAL_INFO("GTM_REV = 0x%08X", (uint32_t) GTM.CLS[0].ARCH.REV );
42
43     GAL_INFO("configure CMU");
44     GAL_INFO("=====");
45     // Set Count Value for clock divider
46     GTM.CLS[0].CMU.CLK_0_CTRL = 0;
47     GTM.CLS[0].CMU.CLK_1_CTRL = 4;
48
49     // Enable CMU_CLK0 and CMU_CLK1
50     GTM.CLS[0].CMU.CLK_EN = 0x0000000A;
51
52     I
53     GAL_INFO("configure ATOM channel 0 and 1");
54     GAL_INFO("=====");
55
56     // Enable update of compare register (SR -> CM)
57     GTM.CLS[0].ATOM.AGC.GLB_CTRL= 0x000A0000;
58
59
60 #if GAL_GTM_GEN > 3
61     GTM.CLS[0].ATOM.CH[0].CTRL_SR = 0x00000000; // clk_src = CMU_CLK_0
62 #endif
63     GTM.CLS[0].ATOM.CH[0].CTRL = 0x00000002; // clk_src = CMU_CLK_0, SOMP (Bit 1:0 = 0b10)
64 #if GAL_GTM_GEN > 3
65     GTM.CLS[0].ATOM.CH[1].CTRL_SR = 0x00001000; // clk_src = CMU_CLK_1
66 #endif
67     GTM.CLS[0].ATOM.CH[1].CTRL = 0x00001002; // clk_src = CMU_CLK_1, SOMP (Bit 1:0 = 0b10)
68 }
```

Coside Testcase: ATOM SOMP Code – atom_somp.cpp



```
69 // Set Shadow and Compare Register
70 #if LAB == 0x1
71   GTM.CLS[0].ATOM.CH[0].CM0 = 150;           // initial delay
72   GTM.CLS[0].ATOM.CH[0].CM1 = 100;         //
73 #endif
74   GTM.CLS[0].ATOM.CH[0].SR1 = 10;          // SR1 = duty cycle
75   GTM.CLS[0].ATOM.CH[0].SR0 = 15;          // SR0 = period
76   GTM.CLS[0].ATOM.CH[1].SR1 = 10;
77   GTM.CLS[0].ATOM.CH[1].SR0 = 15;
78
79   GAL_INFO("start signal generation on ATOM channel 0 and 1 running in SOMP mode");
80   GAL_INFO("=====");
81   // Enable ATOM Output and Channel 0 and 1
82   GTM.CLS[0].ATOM.AGC.OUTEN_STAT = 0x0000000A;
83   GTM.CLS[0].ATOM.AGC.ENDIS_CTRL = 0x0000000A;
84
85   // Set Host Trigger to update ENDIS_STAT
86   GTM.CLS[0].ATOM.AGC.GLB_CTRL = 0x00000001;
87
88   gal_wait(2);
89   GAL_INFO("--> change PWM period and duty cycle");
90   GTM.CLS[0].ATOM.CH[0].SR0 = 25;
91   GTM.CLS[0].ATOM.CH[0].SR1 = 12;
92   GTM.CLS[0].ATOM.CH[1].SR0 = 25;
93   GTM.CLS[0].ATOM.CH[1].SR1 = 12;
94
95   gal_wait(4);
96   return 0;
97 }
98
99 //-----
100 //-----
101
102
103 void atom_somp_isr()
104 {
105     GAL_INFO("Interrupt service routine");
106 }
107
108
109 #ifdef COSIDE
110 }
111 #endif
112
```

→ PWM initial delay set
LAN0: Without setting the initial delay ; LAB1: initial delay is 150 clock cycles

→ PWM parameters written in shadow registers

→ ATOM channels enable
Global enable and output enable

→ Trigger request
Updated ENDIS_STAT to make the ATOM Channels are enabled atomic

→ New PWM parameters written in shadow registers

→ Placeholder for interrupt routines

Coside Testcase: ATOM SOMP

Waveforms – LAB0



■ Tasks

- Generates a PWM signal with 10 clock cycles pulse width and 15 clock cycles period
- Updates PWM characteristics with 12 clock cycles pulse width and 25 clock cycles period
- PWM period and pulse width values are updated by the UPEN signal
- Uses different clock resolutions for CH0 and CH1, but same PWM parameters -> different PWM

Coside Testcase: ATOM SOMP

Waveforms – LAB0




Continuous counting up mode counter ←

After enabling channels,
the counter starts counting
After enabling UPEN, SR0->CM0, SR1->CM1 ←

CH0 works at 5 ns ←

CM0-> PWM period
CM1-> PWM pulse width ←

CH1 works at 25 ns ←



Coside Testcase: ATOM SOMP


Waveforms – LAB1



- Tasks
 - Based on the LAB0 (without changing any parameter) initial delay is set to CH0.
 - Initial delay: The time between the write access and the first edge generation of PWM signal and determined by the value of CM0, CN0 and the clock frequency of the channel
 - Configurable or manually defined initial delay to delay startup of the PWM generator

Coside Testcase: ATOM SOMP

Waveforms – LAB1



ATOM_CH0
with configured
initial delay

ATOM_CH1
without configured
initial delay

After enabling channels, the counter starts counting.
But the output is delayed due to the configured initial delay

Default initial delay