# Using UDE for Debugging and Tracing of GTM

Jens Braunes | PLS Development Tools



GTM Techday 2022 September 22-23



Using UDE for Debugging and Tracing of GTM | GTM Techday 2022, Sep 22-23, Stuttgart







### **PLS Development Tools**

- Debug, test and trace tools for microcontrollers and multicore SoCs
- Made in Germany
- Since more than 30 years on the market





Using UDE for Debugging and Tracing of GTM | GTM Techday 2022, Sep 22-23, Stuttgart

## **Universal Debug Engine® UDE**

- Complete workbench for debugging and trace, including
  - Debugger software
  - Debugger hardware
- Debugging and trace on real target hardware
  - Microcontrollers, embedded systems, multicore SoCs
- ... on virtual prototypes / simulators
- Real Multi-Core Debugger
  - System centric debugger environment, not core centric
  - One common user interface
  - Integrated Core Debuggers instead of separate debugger UI instances for cores

#### **Software** Debug environment on PC







### **Architecture and Controller Support**

infineon	NP	life.augmented	RENESAS	arm	🔀 RISC-V°	SYNOPSYS°
AURIX TC4x, TC3xx, TC2xx TriCore TC17xx,	S32Z, S32E Real-Time Processors Octa-Contex (K52	Stellar Cortex®-R52 automotive microcontroller family	R-Car RH850	Cortex-M (M7, M4, M4F, M3, M1, M0) Cortex-M23,	SiFive GreenWaves	ARC EM ARC EV
TC11xx XMC4500 / XMC1000 XC2000 / XE166	S32G, S32V Quad Cortex-A53 S32S Quad Cortex-R52 S32 k, MPC57xx, MPC5c x Multicore Power Architecture (e200 cores	SPC58xx, SPC57xx, SPC56vv Multi-core Power Architecture (e200 cores) STM32 series (Cortex M) GTM IP implemen	- ted	Corte UDE Suppo Corte Prototypes Corte Synopsy Cortex-Ab3 ARM7 / ARM9 /	ort for Virtual / Virtual Targets /s VDK incl. GTM	
S Inlaces A state A state Stat	i.MX-RT S32K, Kinetis, LPC	<ul> <li>UDE GTM Suppor</li> <li>Basic debug su GTM version &lt;</li> <li>MCS run-contro</li> <li>Trace support</li> </ul>	t pport for 4.1 ol for GTM 4.1		Pres L RISCV32	



### **Software Architecture for GTM Applications**

- GTM application
  - GTM MCS channel code
  - Created by assembler or C compiler (HighTec, Tasking)
  - Binary cannot be loaded directly into GTM RAM
    - Copied by host application
  - Only debug symbols need to be loaded into GTM core debugger
- Host application
  - Application code for host cores (e.g. TriCore, Cortex-R, etc.)
  - GTM MCS binary (C-array)
  - Initialization and start-up of GTM
    - Enable GTM clock
    - Copy GTM binary into GTM RAM
  - Sinaries and debug symbols need to be loaded into core debuggers of host





# **Loading GTM Applications**

Bir oth up

- Load host application into FLASH / RAM
- Load debug symbols for host application into host core debuggers

	Multicore / multi program loader						×
uggers	🗖 Additional download				Ľ	• <mark>×                                   </mark>	OK
	Load File To	Controller0.Core0	controller0.Core1	controller0.Core2	Controller0.GTM	Hex/ELF	Cancel
	✓ tc397xe256_mcs_example_host.elf {.	., 🗹 🗹					
naries are loaded by ner cores are inactiv by the host applica	y the boot core, ve and are woken tion						= Binary = Symbols
							//

pls Development Tools

# Loading GTM Applications

- Load host application into FLASH / RAM
- Load debug symbols for host application into host core debuggers
- Load GTM Application
  - Contains GTM debug symbols
  - No binaries
- UDE tries to assign automatically the correct MCS for the ELF and to map GTM local addresses to system global addresses (based on f
- User needs to check address mapping of code + data sections to MCSx

Multicore / multi program loader					×
Additional download				<u>۳</u> ×	<b>↑                                    </b>
Load File To	Controller0.Core0	Controller0.Core1	Controller0.Core2	Controller TM He	v/ELF Cancel
tc397xe256_mcs_example_host.el	f { 🗹 🗹				
✓ tc397xe256_mcs00.elf {C:\Users\t	bra 🗖 🗖				Help
	Section relocation				× = Binary
	Please ch	scarefully the mapping	to the right micro channel	sequencer (MCS).	= Symbols
	cut crather with		D-1-		
	Code GTM/MCS Unit:	0 💌	Data		
		[			7
	Section		Section		
	.mcs_start	0xF0138000	.mcs_data	UXF0138374	-
	.mcs_text	(2 0XF0158020	.mcs_bss	(10XF0120294	
					-
on file names)					
Sir nic names)	1				
	Load Sav	e		OK Cancel	
		-			



Mu Mu

🖂 Additi Load Fi 🗹 to

A

# **Loading GTM Applications**

- Load host application into FLASH / RAM
- Load debug symbols for host application into host core debuggers
- Load GTM Application
  - Contains GTM debug symbols
  - No binaries
- UDE tries to assign automatically the correct MCS for the ELF and to map GTM local addresses to system global addresses (based on file names)
- User needs to check address mapping of code + data sections to MCSx
- Multiple ELF files possible (e.g. separately for MCSx)

[	M	ulticore / multi program loader						×
ſ	Ad	ditional download					<u>∞ × →                                  </u>	OK
[	Load	File To	Controller0.Core0	Controller0.Core1	Controller0.Core2	Controller0.GTM	Hex/ELF	Cancel
	•	tc397xe256_mcs_example_host.elf {						
	✓	tc397xe256_mcs00.elf {C:\Users\bra						Help
	1	tc397xe256_mcs01.elf {C:\Users\bra						
								🗖 = Binary
								Symbols
'								



# **Debugging GTM**

- Display of assembler code executed by MCS channels
- Display of C sources if MCS code is compiled by C-compiler

1		111:	// create	e so	me i	IOA1	.ng	data		
	•	112:	UpdateWav 0x74010460	reBu	ffe: 02	r(); 03	EO	CALL	0x025	4
		113:	UpdateVay	reSu	nÖ.					-
			0x74010470	34	03	03	ΕO	CALL	0x033	4
	•	114: 115:	STRG = 2;	. 02	0.0	0.0	1B	MOVT.	STRG	0x000002
		116:	// wait u	inti	1 m	ain	cha	nnel is	trigg	ered
	•	117:	wurmx(	& S	TRG	, 1,	1	);		
			0x74010478 0x74010470	01	00	00 B0	15 F5	MOVL WURM	R5, 0 R5, S	x000001 TRG, 0x000
	•	118:	STRG = 4;							
			0x74010480	04	00	00	1B	MOAT	STRG,	0x000004
	•	TTA:	SIRG = 8;		0.0	0.0	1 D	NOUT	CTDC	0000000
	_	100.	CTDC - 0.	1 00		00	TD	HOWL	SIRG,	0x000000
129: * Channel support.				. ^	00	00	1Å	MOVL	CTRG,	0x000008
130: * The subsequent functions	are	execut	ed on the 8 d	1						
132. * by default the main() fur	netio	m is e	xecuted by ch	a.	00	00	1Å	MOAT	CTRG,	0x000004
• 133 void channell(void) a	attri	hute	((channel(1))	۱.	0.0		4.1	WOUT	OTDO	0000000
134: {			((	·	00	00	1A	NOAT	CIRG,	0x000002
• 135: while(1)										3
136: {										
137: // wait until channel is	s tri	.ggered	by main() ch	a:						
• 130:	-									
140: // create some moving ch	hanne	el data								
<ul> <li>141: channel1_data++;</li> </ul>										
<ul> <li>142: if(100 == channel1_data)</li> </ul>	)									
143: {										
144: channell_data = U; 145										
145: }										
147: // signal: job finished	to m	ain()	channel							
• 148: STRG = 1;										
149: }										
• 150: }				$\sim$						
<				>						
,	-			-						

- Display of channel registers and module registers (TIM, TOM, SPE, etc.)
- Watch variables

Nan -

- Real-time watch of variables, registers, memory
- Modifiable variables, registers, memory

-					
	Name		👉 Value	Bit field	Value
	🖃 🚥 GTM_0_G1	TM_CLS0_TIM0_CH0_CNT	0x00079D39	CNT	0x079D39
	GTM_0_GT	FM_CLS0_TIM0_CH0_ECNT	0x00003B4E	ECNT	0x3B4E
	🖃 🚥 GTM_0_G1	TM_CLS0_TIM0_CH0_GPR0	0xCACC8F67	ECNT	0xCA
				GPR0	0xCC8F67
	🖃 🚥 GTM_0_G1	FM_CLS0_TIM0_CH0_GPR1	0xA2DA0F67	ECNT	0xA2
		7		GPR1	0×DA0F67
ie	Value	M_CLS0_TIM0_CH0_IRQ_NOTIFY	0x000000B	GLITCHDET	0×0
Gerear Cont Cont Cont Cont Cont Cont Cont Cont	0xF0138374	-		TODET	0×0
mcs_cnt[0]	43803			GPROFL	0×1
or mcs_cnt[1]	43804	_		CNTOFI	0×0
mcs_cnt[2]	43805	-		ECNTOEL	0v1
mcs_cnt[3]	43806	-			0x1
	43807	M CLS0 MCS0 STRG	0×0000001	THE FT WILL	
mcs_cnt[5]	43808		0×00000001	DC.	0×0224
mcs_cnt[6]	43809	M_CLS0_MCS0_CH0_FC	0X00000224	FC BO	0x0224
mcs_cnt[7]	43810	M_CLS0_MCS0_CH1_PC	0x00000370	PC	0x0370
G mcs_cnt	0xF0140374				
mcs_cnt[0]	21901				
mcs_cnt[1]	21902	_			
mcs_cnt[2]	21903	_			
Of mcs_cnt[3]	21904	_			
mcs_cnt[4]	21905				
mcs_cnt[5]	21906				
😋 mcs_cnt[6]	21907				
C+ mcs_cnt[7]	21908				
<new variable=""></new>					



Using UDE for Debugging and Tracing of GTM | GTM Techday 2022, Sep 22-23, Stuttgart

## **Debugging MCS Code – Run-Control**

#### **GTM** prior version 4.1

- No HW debug support for breakpoints
- No breakpoints, no single stepping
- Suspend / release synchronized with run-control of host cores



#### GTM version 4.1 (and higher)

- Hardware breakpoints introduced with GTM v4.1
- "Normal" debugging of MCS code now possible
  - Breakpoints
  - Single stepping





### **GTM Trace**

 Because of specific hardware characteristics and real-time characteristics of the applications breaking GTM is often not a good idea.

#### Debugging use cases for GTM

- Monitoring
  - Program execution of MCS channels
  - Data transfers (MCS, DPLL RAMs, ARU)
  - Module signals
- Debugging MCS execution
  - Monitoring program flow
- Debug GTM / host core(s) interaction

Typical Trace Use Cases

Run-time observation without influencing the run-time behavior



### **GTM Trace Features**

- MCS trace
  - Program trace (fetch trace)
  - Data trace (r/w) for RAM accesses
  - Parallel trace of single channel / multi channels
  - Address compare and triggers for code addresses
- ARU data trace
  - Two trace channels → trace of two ARU debug channels in parallel
- TIM / TOM / ATOM trace
  - Two trace channels → trace of two modules in parallel
- SPE watchpoints
- DPLL data trace
  - Trace of one DPLL memory module
- TBU trace
  - Trace of timestamp of one TBU\*

- GTM trace is integrated into device trace system
  - MCDS for AURIX
  - CoreSight for Arm based devices (Stellar, S32)
  - Nexus for PowerArchitecture (MPC57xx, SPC5)
- Parallel trace of GTM and main cores
  - Global timestamp \*
  - Cross-triggers for signaling GTM ↔ Cores (e.g. trace start / stop) \*

\* Device specific



# **Trace Support in UDE**

#### **Trace Window**

- Sequential list of recorded trace data
  - Program flow
  - Data transfers
  - Signals
  - Timestamps
  - Etc.

#### **Execution Sequence Chart**

 Graphical visualization of MCS channel code execution over time

#### **Code Coverage**

- Statement coverage (object code)
- Branch coverage (object code)

	Address	Interpret	Source	Function Client	
46517		GTM0_TBU0 Timestamp: 0x2357f8 :		GTM0_TBU0	
46518	0x74010278	SHL R4, 2		UpdateVavGTM0_MCS0_CH0	
46519	0x7401027C	MOVL R3, 0x000001		UpdateVavGTM0_MCS0_CH0	
46520	0x74010280	MVRI R3, R4, 0x0054		UpdateWavGTN0_MCS0_CH0	
46521	0x74010284	ADDL R2, 0x000001		UpdateWavGTM0_MCS0_CH0	
46522	0x74010288	ADDL R5, 0x000001	for(k=0;k <khax;k++)< td=""><td>UpdateWavGTM0_MCS0_CH0</td><td></td></khax;k++)<>	UpdateWavGTM0_MCS0_CH0	
46523	0x7401028C	MRD R4, 0x01E8		UpdateWavGTM0_MCS0_CH0	
46524	0x74010290	ATS R5, R4		UpdateWavGTN0_MCS0_CH0	
46525	0x74010294	JBS STA, CY, 0x0274		UpdateWavGTM0_MCS0_CH0	
46526	0x74010274	MOV R4, R2	WaveBuffer[i++]=1;	UpdateVavGTM0_MCS0_CH0	
46527		GTM0_TBU0 Timestamp: 0x2357f9 :		GTNO_TBUO	
46528	0x74010278	SHL R4, 2		UpdateWavGTM0_MCS0_CH0	
46529	0x7401027C	MOVL R3, 0x000001		UpdateWavGTM0_MCS0_CH0	
46530	0x74010280	MVRI R3, R4, 0x0054		UpdateVavGTM0_MCS0_CH0	
46531	0x74010284	ADDL R2, 0x000001		UpdateVavGTM0_MCS0_CH0	
46532		GTM0_TBU0 Timestamp: 0x2357f9 :		GTM0_TBU0	
46533	0x74010370	WURM R5, STRG, 0x0002		GTM0_MCS0_CH1	
46534	0x74010374	MRD R5, 0x01F0		GTM0_MCS0_CH1	
46535		GTM0_TBU0 Timestamp: 0x2359ee :		GTM0_TBU0	
46536		TIM0 Ch0: 0->1		GTN0_TIN0_CH0	
46537		GTMO_TBHO_Timestamp: 0x235bee :		GTM0 TBUO	



Code Coverage (trace) - Core0 🗸 🗸										
4 McdsTrace										
	Start	End	File	Line	Line Coverage	MCB Coverage				
core1_main	0x803003E8	0x803004B1	Cpu1_Main.c	171	47,06%	75,00%	^			
■ core1_worker	0x803004B4	0x80300521	Cpu1_Main.c	150	100,00%	100,00%				
CheckInTime	0x803002CC	0x803002FD	Cpu1_Main.c	77	60,87%	50,00%				
■boolean CheckInTime (TTaskInfo *pTaskInfo)	0x803002CC	0x803002CD	Cpu1_Main.c	77	100,00%	100,00%				
boolean retVal = FALSE;	0x803002CE	0x803002CF	Cpu1_Main.c	79	100,00%	100,00%				
If (-1 == pTaskInfo->LastExecution)	0x803002D0	0x803002D3	Cpu1_Main.c	80	100,00%	50,00%				
pTaskInfo->LastExecution = pTaskInfo->CurrMilliseconds;	0x803002D4	0x803002D7	Cpu1_Main.c	82	0,00%	0,00%				
Interval = TRUE;	0x803002D8	0x803002D9	Cpu1_Main.c	83	0,00%	0,00%	~			





(C) PLS Programmierbare Logik & Systeme GmbH

Development Tools

# Thank you!



PLS Programmierbare Logik & Systeme GmbH Technologiepark 02991 Lauta GERMANY



info@pls-mc.com www.pls-mc.com





Using UDE for Debugging and Tracing of GTM | GTM Techday 2022, Sep 22-23, Stuttgart